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Operation of electronic components, circuits, and systems at
low temperatures, called ‘‘cold electronics, low-temperature elec-
tronics, or cryoelectronics’’ [1,2], has an extensive history of devel-
opment and use in a variety of ﬁelds, including space exploration,
radio astronomy, super computers, and telecommunications.
However, our focus is life-science applications such as cryogenic
biobanking, which is a new, interdisciplinary ﬁeld of application
for cryoelectronics. In the life sciences, liquid nitrogen is used as
a convenient and inexpensive coolant, and temperatures near that
of liquid nitrogen (LNT = 77 K, 196 C) are used for the preserva-
tion and long-term storage of biological materials. Especially for
therapeutically relevant cells (e.g. human embryonic stem cells)
efﬁcient and reliable storage of large quantities of cells at cryogenic
temperatures is crucial to guarantee permanent availability of
high-quality biological material.
Ideally, electronic components for cryobiological applications
should remain fully functional over the LNT to room-temperature
(RT) range. Some deviation from the RT characteristics can be tol-
erated because circuit design and (sometimes) software can com-
pensate. The temperature inside a cryostorage tank must remain
below 130 C (for biological reasons) and, although liquidnitrogen is used for cooling, the actual temperature seen by the
ICs is typically in the 140 C to 170 C range. Thus, serious
changes in their characteristics occurring below about 170 C
can be accepted (provided the changes are not irreversible and
are not accompanied by damage).
We have developed an advanced cryotechnology platform for
biological specimen banking at Fraunhofer IBMT over the last ten
years [3–6]. It has several advantages over conventional cryostor-
age techniques: close coupling between specimen and data, auto-
mated inventory control, monitoring and recording of specimen
temperature and movement, ice-free cold specimen handling,
automated electronic shipping documentation, and guaranteed
stability of the cold chain.
The cryoelectronic system hardware design is based on com-
mercially available, low-voltage serial ﬂash-memory ICs. A ﬂash
IC is inseparably built into each individual cryovial, and holds data
about the specimen’s origin and type, processing description and
record, as well as storage and shipment condition logs. Our latest
prototype cryostorage system provides about 2000 cryovial posi-
tions, which can be extended to 18,500 positions.
The electronic circuitry is based on CMOS components, this
being the technology that will operate under cryogenic conditions
[7]. It is known from literature that many ICs employing cooled
conventional MOS technologies, such as SRAM [8] and micropro-
cessors [9–14], increase device speed by a factor of about 1.5–2
at low temperature. Reports on memory devices are rare: Link
and May investigated transistor memory cells down to LNT [15]
and Wyns and Anderson studied the behavior of commercial
Table 1
Batch description of serial ﬂash-memory ICs.
Batch Date Code Process (nm) Assembly
#1 0714 180 Malaysia
#2 0813 180 Malaysia
#3 0945 110 Malaysia
#4 1038 110 Malaysia
#5 1138 110 China
#6 1202 110 China
40 F.R. Ihmig et al. / Cryogenics 71 (2015) 39–46DRAMs down to 89 K [16]; both found orders-of-magnitude
increase in memory retention time. Henkels et al. studied the
behavior of self-designed high-speed DRAMs and found an
improvement factor in access time of 1.75 at 83 K [17] while
Chappell et al. found an improvement factor in access time of
1.77 at LNT [18].
However, no studies about ﬂash-memory ICs at cryogenic tem-
peratures are known to us. Our ﬁrst evaluation of parallel ﬂash
memory for cryobiophysical applications [19] indicated
write-speed improvement by a factor of about 1.5 at 83 K [3].
A major difﬁculty in developing cryoelectronics is
obtaining suitable components, because we select from
commercial-off-the-shelf (COTS) components. Very few commer-
cial components are speciﬁed or qualiﬁed for use below 55 C,
and even fewer are designed for low-temperature operation.
So far our cryoelectronic storage system has been realized as a
prototype. For the envisioned commercialization of the system and
volume production of cryovials, we need efﬁcient test systems and
methods, since using COTS components at low temperatures pre-
sently requires signiﬁcant qualiﬁcation effort. A primary goal is
to determine whether it is possible to deﬁne a test procedure at
higher temperatures than LNT for the prediction of IC behavior,
especially to achieve a distinct separation between passed
and failed ICs, down to LNT. This would reduce test time and
liquid nitrogen consumption. Thus, we have investigated serial
ﬂash-memory IC types from different manufacturers in prelimi-
nary test protocols. We used a self-designed autonomous
board-level test system for the cold endurance screening and
demonstrated the ability of a particular IC to operate down to
LNT [5]. Following this, detailed characterization of the functional-
ity and performance of different batches of this IC at cryogenic
temperatures is required. Device behavior with decreasing temper-
ature must be known to design peripheral electronic circuits and
systems. Constraints for the volume production process of cry-
ovials must be known, such as IC test complexity and number of
known-good ICs at the lowest target temperature. Knowledge must
be gathered about batch quality and yield.
The screening of every batch is necessary because of
well-known problems with qualiﬁcation of commercial electronic
components for extreme environments. Since the components
are operated out-of-speciﬁcation there is a high probability for per-
formance degradation and for batch-to-batch variation. Many fab-
rication parameters such as manufacturer, production site, process
technology and material selection can inﬂuence the component
characteristic. Tolerances smaller than kT which can be masked
at RT are more pronounced at low temperatures [20]. Design
modiﬁcations that leave characteristics unaltered over the manu-
facturer’s speciﬁed temperature range may cause large changes
at low temperature. Because of these factors we perform 100%
qualiﬁcation on every batch of certain components, primarily ICs.
In this paper we describe the test system, test method and test
results for the batch screening of commercial serial ﬂash-memory
ICs and we discuss the relevance of the screening results for prac-
tical use. Although we present results for a particular IC, a key
purpose of this paper is to illustrate the situation that a user of
COTS components at low temperatures would likely encounter.Fig. 1. Photograph of assembled Flash-Connector (5.5 mm  7.3 mm).2. Test system design
2.1. Flash-Connector
Six batches of the same low-voltage serial ﬂash-memory type,
all from the same manufacturer and speciﬁed for operation
between 40 C and +85 C (industrial temperature range), were
selected for this study. We have tested a total number of 3600ICs (600 ICs per batch). For conﬁdentiality reasons, they are
referred to as batch #1, #2, #3, #4, #5, and #6. They differ by their
date code, process technology and assembly line employed
(Table 1). These ICs are accessed by a high-speed SPI (serial periph-
eral interface) compatible bus and have a memory capacity of
2 Mb. They incorporate software and hardware write protection
features and are packaged as 8-lead plastic small outline parts.
For the versatile use of the memory ICs in a test system, as well
as for use in the cryovials, a pluggable form factor is preferred.
The ICs are assembled on a small piece of PCB with chemical gold
ﬁnish (FR4, 2 layers, 5.5 mm  7.3 mm) together with a pin
header (SMT, 4 + 4 pins, 1.27 mm pitch) shown in Fig. 1.
Leaded solder (Sn62Ag0.4Sb0.2Pb37.4) is used for assemblies. This
‘‘Flash-Connector’’ assembly is designed to be injection-molded
into individual cryovials.
We did not have any problems with the given solder composi-
tion used for prototyping. Although studies have shown that
Sn-rich solders can have problems at low temperatures due to brit-
tleness [21–24], there are also claims that adding a small amount
of Sb to Sn-rich solders avoids this problem. ‘‘SnPbSb’’ solder has
been used extensively for cryogenic wind tunnel instrumentation,
and reports also tend to indicate that ‘‘SnPbSb’’ solder is usable
down to cryogenic temperatures [25]. An extensive review of
low-temperature solder literature has been compiled by
Kirschman et al. [26].
2.2. Tray-board circuit
The test system consists of a USB to SPI interface (which oper-
ates at RT) driving a test tray (FR4, 4 layers, 370 mm  371 mm),
shown in Fig. 3, that can be placed in a controlled-temperature
environment or immersed in liquid nitrogen. In this study, the
SPI clock rate was set to 5 MHz (our previous experience with
300–400 mm boards and rather long connecting cables is that
the maximum reliable clock rate is typically 8–10 MHz). Of course,
actual data rates are lower due to program timing consideration
and USB scheduling delays. One of the SPI select signals from the
interface gates data into a shift register implemented in
F.R. Ihmig et al. / Cryogenics 71 (2015) 39–46 41programmable logic. The contents of this register act as an address
which controls de-multiplexers that switch the main SPI select and
clock signals, which are send to a 15  16 matrix of sockets. Only
the memory IC plugged into the socket where the chosen select
and clock lines intersect is activated. The SPI data signal is buffered
onto four lines, each of which serves 60 sockets. This gives reliable
operation from RT down to about 150 C. At lower temperatures,
it is necessary to test fewer ﬂash memories to reduce the loading
on these lines. The returned data lines run parallel to the select
lines and are multiplexed back to the SPI interface. The tray and
test ICs were operated at 3.5 V, because some batches of
ﬂash-memory ICs showed reduced pass rates when operated at
3.3 V, as described in Section 4.1.
2.3. Test software
The measuring program uses the Fraunhofer IBMT universal
JEDEC driver running on Microsoft Windows XP SP3, which was
designed to handle trees of JEDEC-compliant ﬂash-memory ICs.
Brieﬂy, this scans for the contents of the IC positions of the test
tray.
Page program operations are treated as a special case if accurate
timing data is required. (This is because typical page program
times are of the order of or shorter than the Microsoft Windows
USB scheduling delay.) In this case, the write enable, write instruc-
tion, address, data and continuous status polling are combined into
a single USB message. The page program time is that between the
rise of the select signal terminating the write/data instruction and
the ﬁrst returned status with a clear ‘‘Write in Progress’’ ﬂag.
Read operations are broken into blocks of one sector or smaller
(there is no speed advantage in attempting to read several ICs in
parallel, but there may be a speed advantage in interleaving reads
and writes on different ICs). In this application all erase and write
operations are veriﬁed and a record kept of any bit errors.
ICs may fail when operated at cryogenic temperatures.
Accordingly, the program is very robust and error-tolerant. Hard
errors (such as apparent signature changes and erase/write time-
outs) suspend operations on the suspect position. Soft errors (such
as bit errors and programming times greater than RT speciﬁcation
but less than timeout) are simply recorded.
Before the test, any existing data in the memory ICs are saved to
ﬁle. The test itself uses the following sequence: Release write pro-
tection, erase all sectors, verify erase, ﬁll with zeroes, verify zero
ﬁll, explicitly read signature (10,000 times), erase top sector, verify
erase, ﬁll top sector with bit pattern, verify ﬁll, erase all sectors,
verify erase, engage write protection. Following one or more tests
any pre-existing data are restored.
2.4. Other non-volatile memory
The test tray contains some non-volatile memory in addition to
the test ICs. Firstly, there are ﬂash-memory ICs containing data
relating to the test tray itself. These ICs are not precisely of the
same type as the test ICs but they are very similar. Secondly, there
is non-volatile memory within a programmable logic device (PLD).
An important question is whether corruption of any of this data
could appear to be changes in test ICs. This is highly unlikely for
a variety of reasons:
(1) All of this data is written at RT before the tests. It is simply
read at cryogenic temperatures. In the case of the PLD, the
programming circuits are (hard wire) disconnected during
tests. The test tray memory has its own hardware
write protect signal (distinct from that for the test ICs)
and the controlling computer does not issue any
release-board-write-protect commands during the testsequence. Neither does it issue any write enable, program
nor erase instruction targeted at the test tray memory.
Also, we have not noted any change in test tray program
parameters over the course of this study.
(2) The test tray memory contains index and ID data (analogous
to that of the test ICs) that is checked at the start of each
scan cycle. Should this (apparently) change, the program
would abort with a ‘‘Root Device Disconnected’’ error, which
was never observed.
(3) The other data block of the test tray memory that is of signif-
icance for this application is the access table. This lists the
multiplexer codes corresponding to each socket position. It
is read once only when the test tray is ﬁrst detected (at RT,
see Section 2.7). A misread would cause all subsequent
instructions for a test IC to be routed to the wrong socket
position. Such an error would be likely to cause fairly obvi-
ous anomalies in the results listing such as incorrect test
IC count or physically occupied positions registering as
empty and vice versa, these were not seen.
(4) A change in the non-volatile memory of the PLD would
change its programming. Although such a change could be
subtle, it is more likely that it would precipitate complete
failure if, e.g., it occurred in PLD voltage or speed settings
or affected instruction decoding logic. Also, we might expect
the changed behavior to persist when the test tray is
returned to RT or to recur when it is brought again to LNT.
However, each particular loading with test ICs produced its
own characteristic results, not results characteristic of the
test tray.
2.5. Classiﬁcation of errors
Error codes are distinguished as failure codes and abort codes.
Any unexpected condition not covered below causes the abort of
tests on an IC (with failure classiﬁed as OTHER). However, this
was rarely observed. The program recognizes the following errors,
which are considered IC failures:
2.5.1. Signature errors
JEDEC signatures are read for every scan cycle in which the IC
has no write in progress. Any deviation from the expected signa-
ture causes an abort of the IC and is regarded as a fatal error.
These may be: FF SIG – the apparent signature was hexadecimal
FFFFFF – which may indicate a loss of contact or a failed output
stage; UN SIG – the received bit pattern corresponded to no known
IC type – closer examination often revealed these to be slight cor-
ruptions of the expected pattern; XO SIG – the received pattern
corresponds to a different IC type – none of these were observed.
The signature is also explicitly tested 10,000 times. An error in this
test does not cause an abort but is recorded and still regarded as a
failure (SIG).
2.5.2. Timeout errors
The program allows setting of time limits for sector erase and
page program operations (here set to 15 s and 15 ms respectively
because of practical reasons; maximum values in the datasheet
are 5 s and 5 ms). If an IC exceeds one of these limits it is aborted
(SE timeout – sector erase timeout or PP timeout – page program
timeout). The durations of operations completing within these lim-
its are recorded and may still be sufﬁciently long that the IC is sub-
sequently classiﬁed as a failure (SET or PPT).
2.5.3. Bit errors
Each erase or write operation is followed by veriﬁcation. Bit
errors are classiﬁed as:
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BPP – a zero ﬁll did not force all memory cells to 0;
PAT – there was a bit error when a data pattern was written.
These errors do not cause an abort so an IC may fail on more
than one of them.Fig. 3. Photograph of the test system. Inset shows photograph of the test tray
immersed in liquid nitrogen.2.6. Temperature chamber and test setup
Commercial test systems are very expensive and can only cope
with small test devices. We have designed a large
variable-temperature chamber which works as a controlled-rate
cooler down to LNT. Advantages are (1) inner dimensions of
530 mm  430 mm  305 mm to hold at least one test tray board;
(2) easy feed through for power, data and sensor wires; (3) reten-
tion of clear view to the test devices because there is no fogging or
icing inside the chamber; (4) controlled-temperature environment
or immersion in liquid nitrogen.
The temperature chamber is designed as a polystyrene-insulated
box with stainless-steel cladding and removable plexiglass hood
with glove openings (Fig. 2). Room air is quickly forced out when
the hood is ﬁlled with cold, dry nitrogen. Thus, no ice condenses
from room air during cooling. This hood principle leads to a split
temperature distribution inside the chamber: a cold region in the
insulated area, and a warm region in the hood area. Liquid nitrogen
is fed to the box through a solenoid valve operated by a tempera-
ture controller using a thermocouple type T. Additionally, a refer-
ence thermometer (Martel PTC-8001 with thermocouple type T)
is used to monitor temperature during test sequences above LNT.
Both thermocouples are attached to the test tray PCB during test
runs. PCB power is supplied by a bench instrument (TTI EL302T)
which is connected to a multimeter (Extech EX505) to monitor
voltage.2.7. Test procedures
A total number of 3600 ICs were tested (600 ICs per batch). The
ICs were split into two test groups: Group 1 – 500 ICs per batch
were tested for functional and performance characteristics such
as write and erase times; Group 2 – 100 ICs per batch were tested
for data retention during continuous storage in a cryogenic storage
tank (Biosafe MD420, Cryotherm GmbH, Germany).
Group 1 was screened using the following procedure (Fig. 3):
Load test tray with 100 ICs, set power supply to 3.5 V, run test
sequence at RT, start cooling the test chamber at about
10 C/min, allow at least 10 min equilibration time in liquid nitro-
gen, run test sequence at LNT, change test temperature and allow
at least 10 min equilibration time, run test sequence at 185 C
(88 K), stop cooling the test chamber and wait for warm-up, run
test sequence at RT again. For detailed temperatureFig. 2. Schematic of the test system (gloves not shown) with test tray PCB that is
shown in Fig. 3.characterization of page program and sector erase times one run
per batch had additional test sequences at 165 C (108 K),
135 C (138 K), and 85 C (188 K). All test results are written
to a ﬁle for data analysis.
Group 2 was prepared with the following initial procedure:
Load test tray with 100 ICs, write bit pattern ‘‘ALL55’’ to ICs and
verify, remove ICs from test tray and collect in an antistatic plastic
bag. Then store the group in a cryotank (gas phase) and test every
six months using the following procedure: Thaw group at RT, load
test tray with 100 ICs, verify bit pattern, remove ICs from test tray
and store again in cryotank. Temperature and liquid level of the
cryotank are monitored (Biosafe Control, Cryotherm GmbH,
Germany).3. Results
3.1. Batch screening
The functional test of Group 1 revealed a batch-to-batch varia-
tion of the pass rate. Fig. 4 shows the batch evolution for three
different test temperatures. As expected, the pass rate at RT wasFig. 4. Batch evolution for different test temperatures. Note the batch-to-batch
variation of the pass rate.
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batch were found to be subject to initial failure after assembly
and separation of Flash-Connectors (the pin-headers are supplied
as strips). At LNT, batches #1 and #2 have the best behavior with
a pass rate of slightly less than 80%; the other batches show much
worse pass rates between 36% and 47%. At 88 K, pass rates are bet-
ter for all batches; batches #1, #2, #5, and #6 have pass rates
between 83% and 89%, whereas batches #3 and #4 have about
70% passed ICs. It is remarkable that at 88 K batches #5 and #6
show similar pass rates as batches #1 and #2. Also, this behavior
increases the difference between the pass rates at 88 K and LNT.
While this difference is rather small for batches #1 and #2, it
increases with IC evolution.
Further data analysis reveals at which test temperature ICs
started to fail. Table 2 shows the total number of failed ICs for differ-
ent test temperatures out of representative runs with 100 ICs from
the same batch in each run. No failures occurred at all down to
188 K. Batches #1 and #2 have up to 5% ICs which started to fail
around 138 K. Batch #3 has 1% ICs which started to fail around
108 K. For the other three batches ICs started to fail around 88 K,
which is obviously not an indicator of batch qualiﬁcation at LNT con-
sidering the total number of failed and aborted ICs, and the pass rate
results reported above. Generally, no irreversible functional dam-
ages were found. After warm-up all ICs operated properly at RT.
3.2. Failure analysis
The distribution of IC failure and abort codes for all batches at
LNT is shown in Table 3. The most dominant abort code for all
batches is SE timeout, except for batch #3 it is PP timeout.
Batches #5 and #6 are the only batches with a few signature errors
as abort (FF SIG) and failure code (SIG). Dominant failure codes for
batches #1 and #2 are timeout errors (SET, PPT) which correspond
to the abort codes. In addition, batches #3 to #6 show bit errors
after page program (BPP) as another major failure mode.Table 2
Total number of failed ICs out of representative runs.
Batch Temp.
85 C
188 K
Temp.
135 C
138 K
Temp.
165 C
108 K
Temp.
196 C
77 K
Run
no.
#1 0 5 5 22 20
#2 0 3 6 24 21
#3 0 0 1 60 16
#4 0 0 0 53 9
#5 0 0 0 54 17
#6 0 0 0 58 19
Note the temperature shift in failure onset with batch evolution.
Table 3
Distribution of IC failure and abort codes for all batches at LNT.
Batch #1 Batch #2 Batch #3
Failure codes
29 SET PPT 27 SET 80 SET BPP
9 SET 19 SET PPT 30 SET PPT BPP
4 SET PPT BPP 8 SET BPP 25 BPP
3 SET BPP 5 BPP 1 SET BEP BPP
1 BPP 1 PPT 1 SET
1 PPT 1 PPT BPP 1 PPT BEP BPP
1 BEP BPP 1 SET PPT BPP
Abort codes
43 SE timeout 40 SE timeout 59 SE timeout
18 PP timeout 11 PP timeout 112 PP timeout
1 OTHER 1 OTHER3.3. Timing analysis
The detailed temperature characterization of page program
(Fig. 5) and sector erase (Fig. 6) mean times for the given number
n of ICs which passed the selected test run revealed a slow-down
of IC operations with decreasing temperature for all batches.
Also, a batch variation between #1/#2 and the other four batches
was found. The general performance characteristic shows a contin-
uous increase in time with decreasing temperature, with maxi-
mum time values at the lowest test temperature. Batches #1 and
#2 suffer from 6 times slower page program and sector erase mean
times at LNT compared to the values at RT. The other four batches
have 3.8–5.3 times slower page program and 3.7–6.8 times slower
sector erase operations.
In general, the page program time shows a steeper characteristic
than the sector erase time. Batches #1 and #2 have a steeper time
increase with decreasing temperature. The characteristic of the
other four batches looks more tolerant to temperature decrease
because of the ﬂatter trend in operating times although their pass
rates are much worse at LNT.
Figs. 7 and 8 show a collection of histograms with the frequency
distribution of page program and sector erasemean times at RT and
LNT for the given number n of ICs which passed the selected test
run. All batches show a narrow distribution at RT; distributionsFig. 5. Page program mean time as a function of temperature. Dotted line shows
manufacturer’s maximum value speciﬁed down to 40 C.
Batch #4 Batch #5 Batch #6
31 SET BPP 20 SET BPP 45 SET BPP
17 BPP 19 SET PPT BPP 22 SET PPT BPP
16 SET PPT BPP 8 BPP 18 BPP
2 SIG 3 SIG
1 SET PPT 1 SET PPT BEP
1 SET SIG 1 SET SIG
110 SE timeout 162 SE timeout 119 SE timeout
89 PP timeout 90 PP timeout 100 PP timeout
2 OTHER 6 FF SIG 11 FF SIG
Fig. 6. Sector erase mean time as a function of temperature. Dotted line shows
manufacturer’s maximum value speciﬁed down to 40 C.
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timing values.
The batch variation between #1/#2 and the other four batches
is more pronounced for page program operations than for sector
erase. Fig. 7 shows the shift to higher time values at LNT for these
two batches in comparison to the other batches.
This behavior can also be observed using scatter plots. Fig. 9
shows scatter plots of page program and sector erase mean times
at 138 K and 88 K for three selected batches, and the given number
n of ICs which passed the selected test run. Clearly seen are the
change of IC generation between batch #1 and the other two
batches and the general slow-down of IC operations and increasing
time variation with decreasing temperature. The plots reveal thatthe low-temperature characteristic of IC operations is positively
correlated.
Fig. 10 shows the frequency distribution of page program and
sector erase mean times at 88 K for good and bad ICs from a test
run with 100 ICs out of batch #6. ‘‘Bad’’ in this context means ICs
that operated at 88 K but failed at LNT. Batch #6 is one of the
batches which show an increased difference between the pass
rates at 88 K and LNT. While there is a tendency for the bad ICs
to show longer erase and programming times, it is not strong
enough to enable prediction of LNT behavior from 88 K
measurements.
3.4. Data retention
The data retention test of Group 2 resulted in no bit errors in the
stored bit pattern so far. The group was checked four times
Fig. 10. Frequency distribution of page program mean time (a) and sector erase
mean time (b) at 88 K for good and bad ICs out of batch #6. Bad ICs still operate at
88 K but fail at LNT.
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period of 24 months. The monitored cryogenic storage tempera-
ture was in the range of 130 C to 195 C. No visible physical
degradation of the assemblies were observed.4. Discussion
The test results show that the selected IC type is capable of
working down to LNT. Production tolerances and product
changes show strong effects on performance at the lowest test
temperatures.
4.1. Rating of batch evolution
The product change between batches #1/#2 and the others is
the most inﬂuential on the test results. The redesign and upgrade
to 110-nm process technology reduces the pass rate at LNT by
approximately half. This is mainly caused by the increased inci-
dence of erase and program timeouts with some contribution from
long erase and program times and bit errors. The difference in pass
rates at 88 K between batches #3/#4 and #5/#6, which use the
same process technology with the same dimensions, can be
explained by the fabrication in different assembly lines, where
other processes or base materials may have been changed. This
means different tolerances in base materials and production pro-
cess, which are more pronounced the lower the temperature.
Some of the differences of technology scale may reﬂect shifts intransistor parameters such as transconductance/gain, threshold
voltage, and threshold slope [7].
The test temperature at which ICs started to fail is not an indi-
cator of batch qualiﬁcation at LNT. Batches #1 and #2 show the
best pass rates at LNT but start to fail earlier and more consistently
while the other four batches behave much worse at LNT but start
to fail later and more abruptly versus temperature.
Timing analysis reveals a batch variation in IC performance
behavior between batches #1/#2 and the others correlated with
the difference in process technology. The observed difference in
program and erase times may be due to different program mecha-
nisms. The ‘‘Channel Hot Electron’’ injection mechanism is gener-
ally used to program ﬂash-memory cells. New ﬂash generations
are programmed using the ‘‘Fowler–Nordheim’’ tunneling mecha-
nism which is also used to erase the memory cells [27]. In contrast
to many other ICs described in literature (see Section 1) we
discovered a remarkable slow-down of operation with decreasing
temperature for all batches.
Also, we found that operating the IC batches with reduced volt-
age of 3.3 V at LNT resulted in widely varying behavior. Some
batches showed no change, some showed only a small reduction
in pass rate, and some showed a reduction by up to half for passed
ICs compared with the pass rates at 3.5 V. The newer ICs, batch #5
and #6 were less sensitive to the change in supply voltage.
Concerning memory endurance there is no batch variation so
far. No bit errors were found in the group. However, besides the
data retention test, long-term reliability studies are needed.4.2. Impact on IC design
While it is not the intent of this paper to investigate the under-
lying physical mechanisms responsible for the observed effects a
little speculation is in order.
At low temperatures, we observed a slowing down of the pro-
gramming processes; a high (but not perfect) correlation between
erase and programing times and major failure modes of sector erase
and page program timeouts and bit errors after page program. Taken
together these suggest a source of failure in a feature common to
the erase and program mechanisms.
One candidate is the charge-pump circuit with its capacitors. A
large reduction in dielectric constant, at the lowest test tempera-
tures would increase the impedance of the high-voltage source.
Low-temperature studies ﬁnd that, capacitors with a high dielec-
tric constant (likely to be incorporated into ﬂash-memory ICs)
show a much larger temperature variation than do simple dielec-
tric types [28]. If so, capacitor substitution (C0G or some types of
polymer dielectric) might improve cryogenic performance.
Another possibility for the observed degradation is increased
effective tunneling time at cryogenic temperatures although the
reported change in tunneling conductance of about 12–15% from
RT to LNT is relatively small [29].4.3. Relevance of COTS components
The use of COTS components is convenient for prototyping but
imposes a great effort in volume production. It requires the instal-
lation of cryogenic infrastructure and makes the production
process more complex. Product throughput is impeded due to
the cold test procedure which forms a bottleneck because of the
cooling and warming time of the devices under qualiﬁcation test.
Production costs are increased since test results prove that batch
yield varies from batch to batch, which makes product cost calcu-
lation difﬁcult. Last but not least there is potential for receiving an
unusable batch due to IC design changes which carries the risk of
production stoppage.
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The fact that no ﬂash-memory ICs failed down to 85 C has the
advantage that less test effort is required to qualify this IC type for
low-temperature applications down to80 C; a random screening
would be adequate. However, for lower target temperatures a 100%
screening at LNT is necessary to separate the wheat from the chaff.
Especially the relatively strong variation of pass rates between
88 K and LNT reveals the high probability of failures within the
small temperature range of 11 K. It is remarkable to see that
batches #1 and #2 with failure onset at 138 K have the best pass
rates at LNT. No parameter was found allowing a safe prediction
of IC behavior at the lowest temperatures. Results in Fig. 10 show
that there is a correlation between 88 K results and the LNT pass
rate but it is not strong enough to predict the LNT result.
The vast majority of failures occur during the erase and pro-
gramming processes at temperatures below 108 K. This is adequate
for our intended application as reprogramming in the cold is a
fairly rare operation and can be delayed until the IC temperature
(which is known) is in the ‘‘normal’’ storage temperature range.
Of course, we would like ICs with guaranteed full functionality
down to LNT.
Summarizing the batch screening results of commercial serial
ﬂash-memory ICs for low-temperature applications, we conclude
that the use of COTS components is a reasonable method for proto-
typing large-scale cryoelectronic systems. For the volume produc-
tion of cryoelectronic modules we recommend the development of
application-speciﬁc ICs. More experiments for long-term data
retention are needed, as well as for structural reliability issues,
although thermal cycling is not very relevant for this application
as only a few thermal cycles are expected.
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